16.1.7 Position x Counter Hold Register

Name:	POSxHLD
Offset:	0x152, 0x186, 0x552


Bit	15	14	13	12	11	10	9	8
	POSHLD[31:24]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0


Bit	7	6	5	4	3	2	1	0
	POSHLD[23:16]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:0 – POSHLD[31:16] Hold for Reading/Writing Position x Counter High Word Register POSxCNTH (POSxCNT[31:16]) bits

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.