16.1.14 Interval x Timer Hold Register High

Name:	INTxHLDH
Offset:	0x162,0x196, 0x562


Bit	15	14	13	12	11	10	9	8
	INTHLD[31:24]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0


Bit	7	6	5	4	3	2	1	0
	INTHLD[23:16]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0

Bits 15:0 – INTHLD[31:16] Hold for Reading/Writing Interval x Counter Register (INTxTMR) bits

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.