3.4.3.3.1.6 SFID3A – Start
Frame ID Byte 3 on Path A
Name:
SFID3A
Offset:
0x0BD
Reset:
0x00
Bit
7
6
5
4
3
2
1
0
SFID3A[7:0]
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Reset
0
0
0
0
0
0
0
0
Bits 7:0 – SFID3A[7:0] Start Frame ID Byte
3 on Path A
Bits 23.. 16 of the 32-bit
start frame identification pattern for receiving path A. The bits of this register
represent data symbols. The coding must comply with the configured polarity in
DMMA.DMPA.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
