3.4.3.3.1.18 SFID3B – Start
Frame ID Byte 3 on Path B
Name:
SFID3B
Offset:
0x0B1
Reset:
0x00
Bit
7
6
5
4
3
2
1
0
SFID3B[7:0]
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Reset
0
0
0
0
0
0
0
0
Bits 7:0 – SFID3B[7:0] Start Frame ID Byte
3 on Path B
Bits 23.. 16 of the 32-bit
start frame identification pattern for receiving path B. The bits of this register
represent data symbols. The coding must be according to the configured polarity in
DMMB.DMPB.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
