62.129 GMAC Transmit Queue Upper Buffer Address RegisterName: GMAC_TQUBAOffset: 0x4C8Reset: 0x00000000Property: Read/WriteBit 3130292827262524 TQUBA[31:24] Access R/WR/WR/WR/WR/WR/WR/WR/W Reset 00000000 Bit 2322212019181716 TQUBA[23:16] Access R/WR/WR/WR/WR/WR/WR/WR/W Reset 00000000 Bit 15141312111098 TQUBA[15:8] Access R/WR/WR/WR/WR/WR/WR/WR/W Reset 00000000 Bit 76543210 TQUBA[7:0] Access R/WR/WR/WR/WR/WR/WR/WR/W Reset 00000000 Bits 31:0 – TQUBA[31:0] Transmit Queue Upper Buffer Address Upper 32 bits of transmit buffer descriptor queue base address.
Bit 3130292827262524 TQUBA[31:24] Access R/WR/WR/WR/WR/WR/WR/WR/W Reset 00000000 Bit 2322212019181716 TQUBA[23:16] Access R/WR/WR/WR/WR/WR/WR/WR/W Reset 00000000 Bit 15141312111098 TQUBA[15:8] Access R/WR/WR/WR/WR/WR/WR/WR/W Reset 00000000 Bit 76543210 TQUBA[7:0] Access R/WR/WR/WR/WR/WR/WR/WR/W Reset 00000000
Bits 31:0 – TQUBA[31:0] Transmit Queue Upper Buffer Address Upper 32 bits of transmit buffer descriptor queue base address.