Jump to main content
SmartFusion 2 Microcontroller Subsystem
SmartFusion 2 Microcontroller Subsystem
  1. Home
  2. 2 Cortex-M3 Processor (Reference Material)
  3. 2.6 Cortex-M3 Processor Instruction Set
  4. 2.6.10 Miscellaneous Instructions
  5. 2.6.10.3 DMB
  6. 2.6.10.3.1 Syntax

  • Introduction
  • 1 Cortex-M3 Processor Overview and Debug Features
  • 2 Cortex-M3 Processor (Reference Material)
    • 2.1 System Level Interface
    • 2.2 Integrated Configurable Debug
    • 2.3 Cortex-M3 Processor Features and Benefits Summary
    • 2.4 Cortex-M3 Processor Core Peripherals
    • 2.5 Cortex-M3 Processor Description
    • 2.6 Cortex-M3 Processor Instruction Set
      • 2.6.1 Instruction Set Summary
      • 2.6.2 CMSIS Functions
      • 2.6.3 About the Instruction Descriptions
      • 2.6.4 Memory Access Instructions
      • 2.6.5 General Data processing instructions
      • 2.6.6 Multiply and Divide Instructions
      • 2.6.7 Saturating Instructions
      • 2.6.8 Bitfield instructions
      • 2.6.9 Branch and Control Instructions
      • 2.6.10 Miscellaneous Instructions
        • 2.6.10.1 BKPT
        • 2.6.10.2 CPS
        • 2.6.10.3 DMB
          • 2.6.10.3.1 Syntax
          • 2.6.10.3.2 Operation
          • 2.6.10.3.3 Condition Flags
        • 2.6.10.4 DSB
        • 2.6.10.5 ISB
        • 2.6.10.6 MRS
        • 2.6.10.7 MSR
        • 2.6.10.8 NOP
        • 2.6.10.9 SEV
        • 2.6.10.10 SVC
        • 2.6.10.11 WFE
        • 2.6.10.12 WFI
    • 2.7 Cortex-M3 Processor Peripherals
  • 3 Cache Controller
  • 4 Embedded NVM (eNVM) Controllers
  • 5 Embedded SRAM (eSRAM) Controllers
  • 6 AHB Bus Matrix
  • 7 High Performance DMA Controller
  • 8 Peripheral DMA
  • 9 Universal Serial Bus On-The-Go Controller
  • 10 Ethernet MAC
  • 11 CAN Controller
  • 12 MMUART Peripherals
  • 13 Serial Peripheral Interface Controller
  • 14 Inter-Integrated Circuit Peripherals
  • 15 MSS GPIO
  • 16 Communication Block
  • 17 RTC System
  • 18 System Timer
  • 19 Watchdog Timer
  • 20 Reset Controller
  • 21 System Register Block
  • 22 Fabric Interface Interrupt Controller
  • 23 Fabric Interface Controller
  • 24 APB Configuration Interface
  • 25 Error Detection and Correction Controllers
  • 26 Revision History
  • Microchip FPGA Support
  • Microchip Information

2.6.10.3.1 Syntax

DMB{cond}

where:

cond is an optional condition code, see Conditional Execution.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.

Microchip Facebook
Microchip LinkedIn
Microchip Twitter
Microchip YouTube
Microchip Instagram
Microchip Weibo
Microchip Blog
Contact |
Legal |
Privacy Policy |
Cookies |
Careers

Stay on the leading edge with our blog

MicroSolutions

© Copyright 1998-2025 Microchip Technology Inc. All rights reserved.