Jump to main content
AVR64DU28/32 Preliminary Data Sheet
Search
Product Pages
AVR64DU28
AVR64DU32
Introduction
Features
AVR® DU
Family Overview
1
Memory Overview
2
Peripheral Overview
Security Concept
1
Block Diagram
2
Pinout
2.1
28-Pin SPDIP and SSOP
2.2
28-Pin VQFN
2.3
32-Pin TQFP and VQFN
3
I/O Multiplexing and Considerations
3.1
I/O Multiplexing
4
Conventions
4.1
Numerical Notation
4.2
Memory Size and Type
4.3
Frequency and Time
4.4
Registers and Bits
4.5
ADC Parameter Definitions
5
Hardware Guidelines
5.1
General Guidelines
5.2
Connection for Power Supply
5.3
Connection for
RESET
5.4
Connection for UPDI Programming
5.5
Connecting External Crystal Oscillators
5.6
Connection for External Voltage Reference
6
Power Supply
6.1
Power Domains
6.2
Voltage Regulator
6.3
Power-Up
6.4
USB Power Supply Configurations
7
AVR® CPU
7.1
Features
7.2
Overview
7.3
Architecture
7.4
Functional Description
7.5
Register Summary
7.6
Register Description
8
Memories
8.1
Overview
8.2
Memory Map
8.3
In-System Reprogrammable Flash Program Memory
8.4
Program and Debug Interface Disable (PDID)
8.5
SRAM Data Memory
8.6
EEPROM Data Memory
8.7
SIGROW - Signature Row
8.8
BOOTROW - Boot Row
8.9
USERROW - User Row
8.10
FUSE - Configuration and User Fuses
8.11
LOCK - Memory Sections Access Protection
8.12
I/O Memory
9
Peripherals and Architecture
9.1
Peripheral Address Map
9.2
Interrupt Vector Mapping
9.3
SYSCFG - System Configuration
10
GPR - General Purpose Registers
10.1
Register Summary
10.2
Register Description
11
NVMCTRL - Nonvolatile Memory Controller
11.1
Features
11.2
Overview
11.3
Functional Description
11.4
Register Summary
11.5
Register Description
12
CLKCTRL - Clock Controller
12.1
Features
12.2
Overview
12.3
Functional Description
12.4
Register Summary
12.5
Register Description
13
SLPCTRL - Sleep Controller
13.1
Features
13.2
Overview
13.3
Functional Description
13.4
Register Summary
13.5
Register Description
14
RSTCTRL - Reset Controller
14.1
Features
14.2
Overview
14.3
Functional Description
14.4
Register Summary
14.5
Register Description
15
CPUINT - CPU Interrupt Controller
15.1
Features
15.2
Overview
15.3
Functional Description
15.4
Register Summary
15.5
Register Description
16
EVSYS - Event System
16.1
Features
16.2
Overview
16.3
Functional Description
16.4
Register Summary
16.5
Register Description
17
PORTMUX - Port Multiplexer
17.1
Overview
17.2
Register Summary
17.3
Register Description
18
PORT - I/O Pin Configuration
18.1
Features
18.2
Overview
18.3
Functional Description
18.4
Register Summary - PORTx
18.5
Register Description - PORTx
18.6
Register Summary - VPORTx
18.7
Register Description - VPORTx
19
BOD - Brown-out Detector
19.1
Features
19.2
Overview
19.3
Functional Description
19.4
Register Summary
19.5
Register Description
20
VREF - Voltage Reference
20.1
Features
20.2
Overview
20.3
Functional Description
20.4
Register Summary
20.5
Register Description
21
WDT - Watchdog Timer
21.1
Features
21.2
Overview
21.3
Functional Description
21.4
Register Summary
21.5
Register Description
22
RTC - Real-Time Counter
22.1
Features
22.2
Overview
22.3
Clocks
22.4
RTC Functional Description
22.5
PIT Functional Description
22.6
Crystal Error Correction
22.7
Events
22.8
Interrupts
22.9
Sleep Mode Operation
22.10
Synchronization
22.11
Debug Operation
22.12
Register Summary
22.13
Register Description
23
TCA - 16-bit Timer/Counter Type A
23.1
Features
23.2
Overview
23.3
Functional Description
23.4
Register Summary - Normal Mode
23.5
Register Description - Normal Mode
23.6
Register Summary - Split Mode
23.7
Register Description - Split Mode
24
TCB - 16-Bit Timer/Counter Type B
24.1
Features
24.2
Overview
24.3
Functional Description
24.4
Register Summary
24.5
Register Description
25
USART - Universal Synchronous and Asynchronous Receiver and Transmitter
25.1
Features
25.2
Overview
25.3
Functional Description
25.4
Register Summary
25.5
Register Description
26
SPI - Serial Peripheral Interface
26.1
Features
26.2
Overview
26.3
Functional Description
26.4
Register Summary
26.5
Register Description
27
TWI - Two-Wire Interface
27.1
Features
27.2
Overview
27.3
Functional Description
27.4
Register Summary
27.5
Register Description
28
USB - Universal Serial Bus Device Controller
28.1
Features
28.2
Overview
28.3
Functional Description
28.4
Register Summary - USBn
28.5
Register Description - USBn
28.6
Register Summary - USB_EP - Control, Bulk and Interrupt Endpoints
28.7
Register Description - USB_EP - Control, Bulk and Interrupt Endpoints
29
CRCSCAN - Cyclic Redundancy Check Memory Scan
29.1
Features
29.2
Overview
29.3
Functional Description
29.4
Register Summary
29.5
Register Description
30
CCL - Configurable Custom Logic
30.1
Features
30.2
Overview
30.3
Functional Description
30.4
Register Summary
30.5
Register Description
31
AC - Analog Comparator
31.1
Features
31.2
Overview
31.3
Functional Description
31.4
Register Summary
31.5
Register Description
32
ADC - Analog-to-Digital Converter
32.1
Features
32.2
Overview
32.3
Functional Description
32.4
Register Summary
32.5
Register Description
33
UPDI - Unified Program and Debug Interface
33.1
Features
33.2
Overview
33.3
Functional Description
33.4
Register Summary
33.5
Register Description
34
Instruction Set Summary
35
Ordering Information
36
Package Drawings
36.1
Online Package Drawings
36.2
Package Marking Information
36.3
28-Pin SPDIP
36.4
28-Pin SSOP
36.5
28-Pin VQFN
36.6
32-Pin TQFP
36.7
32-Pin VQFN
37
Electrical Characteristics
37.1
Disclaimer
37.2
Absolute Maximum Ratings
37.3
Standard Operating Conditions
37.4
Supply Voltage
37.5
Power Consumption
37.6
Peripherals Power Consumption
37.7
I/O Pins
37.8
Memory Programming Specifications
37.9
Thermal Specifications
37.10
CLKCTRL
37.11
RSTCTRL
37.12
VREF
37.13
USART
37.14
SPI
37.15
TWI
37.16
ADC
37.17
AC
37.18
UPDI
38
Characteristics Graphs
39
Data Sheet Revision History
39.1
Revision History
Microchip Information
The Microchip Website
Product Change Notification Service
Customer Support
Product Identification System
Microchip Devices Code Protection Feature
Legal Notice
Trademarks
Quality Management System
Worldwide Sales and Service