10.4.13.3 Synchronous/Asynchronous Dual Port Ram for DX/MX Implementation Rules

This section describes implementation rules for DX/MX Synchronous/Asynchronous Dual Port RAM, including fan-in control and buffering options.