The T3CORL represents the lower byte of the compare value. This register must be
modified only while the timer is disabled (T3CR.T3ENA = 0).
Modifying the bits during operation leads to unpredictable operation.
Name:
T3CORL
Offset:
0x079
Reset:
0x00
Bit
7
6
5
4
3
2
1
0
T3CORL[7:0]
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Reset
0
0
0
0
0
0
0
0
Bits 7:0 – T3CORL[7:0] Timer3 Counter
Compare Value Low Byte
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
