3.10.7.4.1.8 T3CORH – Timer3
Compare Register High Byte
The H/L compare registers contain a 16-bit value that is continuously compared with
the counter value (T3CNT). The T3CORH represents the upper byte of the compare
value. A match can be used to generate a compare interrupt, a counter reset or an
output clock. This register must be modified only while the timer is disabled
(T3CR.T3ENA = 0). Modifying the bits during operation leads to
unpredictable operation.
Name:
T3CORH
Offset:
0x07A
Reset:
0x00
Bit
7
6
5
4
3
2
1
0
T3CORH[7:0]
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Reset
0
0
0
0
0
0
0
0
Bits 7:0 – T3CORH[7:0] Timer3 Counter
Compare Value High Byte
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
