This register is updated
every time a Message ID filter element configured to generate a priority event matches.
This can be used to monitor the status of incoming high priority messages and to enable
fast access to these messages.
Table 35-50. Register Bit Attribute
Legend
Symbol
Description
Symbol
Description
Symbol
Description
R
Readable bit
HC
Cleared by Hardware
(Grey cell)
Unimplemented
W
Writable bit
HS
Set by Hardware
X
Bit is unknown at Reset
K
Write to clear
S
Software settable bit
—
—
Name:
HPMS
Offset:
0x194
Reset:
0x00000000
Property:
R
Bit
31
30
29
28
27
26
25
24
Access
Reset
Bit
23
22
21
20
19
18
17
16
Access
Reset
Bit
15
14
13
12
11
10
9
8
FLST
FIDX[6:0]
Access
R
R
R
R
R
R
R
R
Reset
0
0
0
0
0
0
0
0
Bit
7
6
5
4
3
2
1
0
MSI[1:0]
BIDX[5:0]
Access
R
R
R
R
R
R
R
R
Reset
0
0
0
0
0
0
0
0
Bit 15 – FLST Filter List
Indicates the filter
list of the matching filter element.
Value
Description
0
Standard Filter List.
1
Extended Filter List.
Bits 14:8 – FIDX[6:0] Filter Index
Index of matching
filter element. Range is 0 to SIDFC.LSS bits (SIDFC <23:16>) bits (XIDFC
<22:16>) - 1 (standard) or XIDFC.LSE bits (XIDFC <22:16>)- 1
(extended).
Bits 7:6 – MSI[1:0] Message Storage Indicator
This field defines
the message storage information to a FIFO.
Value
Name
Description
0
NONE
No FIFO selected
1
LOST
FIFO message lost
2
FIFO0
Message stored in FIFO 0
3
FIFO1
Message stored in FIFO 1
Bits 5:0 – BIDX[5:0] Buffer Index
Index of Rx FIFO
element to which the message was stored. Only valid when MSI[1] =
1.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.