2.7.1.6 Interrupt Clear-Pending Registers

The NVIC_ICPR0-NVIC_ICPR7 registers remove the pending state from interrupts, and show which interrupts are pending. See the register summary in Table 2-34 for the register attributes.

The bit assignments are:

Figure 2-22. ICPR Register Bit Assignments

Table 2-39. NVIC_ICPR bit assignments
Bits	Name	Function
[31:0]	CLRPEND	Interrupt clear-pending bits. Write: 0: no effect 1: removes pending state an interrupt. Read: 0: interrupt is not pending 1: interrupt is pending.

Important: Writing 1 to an NVIC_ICPR bit does not affect the active state of the corresponding interrupt.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.