3.1.22 Apparent Power Offset Register
The parameter POWER_OFFSET_S represents the total squared current (Amp²-hour/cycle) offset per full cycle (20 ms for 50 Hz, 16.667 ms for 60 Hz). This offset is subtracted from the current value used to calculate the apparent power:
S = Vrms * (Irms – POWER_OFFSET_S).
Two alternative usage examples are given below.
- To achieve the accurate result,
measure an apparent power load curve with the apparent power offset disabled,
follow these steps:
- Mathematically calculate the current offset causing the measured errors, in mA.
- Convert this value to the
units of POWER_OFFSET_S, for example:
- The current RMS causing the errors is 21 mA.
- K_I = 617.284.
- Frequency is 50 Hz, resulting in 80 samples per cycle.
- POWER_OFFSET_S = 80 * 240 * (0.021 / 617.284)2 = 101802.
- For a faster computation, use the
accumulators I_A, I_B, and I_C, follow these steps:
- Apply the nominal voltage to the meter and set the current to zero.
- Read the I_A, I_B, and I_C accumulators and compute the average. For improved accuracy, take multiple measurements or increase the integration period.
- Calculate the
corresponding value for a single cycle, for example:
- I_A = 52687391, I_B = 39070069, I_C = 47225301.
- I_Average = 46327587.
- Samples accumulated = 40000 (approximately 10 seconds).
- Samples in 1 cycle = 80 (50 Hz).
- POWER_OFFSET_S = 46327587 * 80 / 40000 = 92655.
This register can be used with pulse types 6 (S) and 7 (S_F). However, it must not be used with pulse type 8. For pulse type 8 the per-phase active and reactive power offsets must be used.
POWER_OFFSET_S is stored in the sQ1.30 format and it is applied to each full cycle. POWER_OFFSET_S affects only S and S_F pulse generation and ACC_Tx pulse accumulators.
Refer to the “PIC32CXMTx Metrology User Guide” (DS50003460) for additional information.
| Name: | POWER_OFFSET_S |
| Property: | Read-Write |
This value affects the apparent power offset of appointed pulse.
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| POWER_OFFSET_S[31:24] | |||||||||
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| POWER_OFFSET_S[23:16] | |||||||||
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| POWER_OFFSET_S[15:8] | |||||||||
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| POWER_OFFSET_S[7:0] | |||||||||
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
