Jump to main content
3.9.17.13 MSMCR2 – Host State Machine
Control Register 2 Name: MSMCR2 Offset: 0x0ED Reset: 0x00
Bit 7 6 5 4 3 2 1 0 MSMSM3[3:0] MSMSM2[3:0] Access R/W R/W R/W R/W R/W R/W R/W R/W Reset 0 0 0 0 0 0 0 0
Bits 7:4 – MSMSM3[3:0] Host State Machine
(Sub)State Machine Select 3
This value defines
the fourth sub-state machine that must be run by the SSM host state
machine.
Bits 3:0 – MSMSM2[3:0] Host State Machine
(Sub)State Machine Select 2
This value defines the third
sub-state machine that must be run by the SSM host state machine.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
