43.7.25 ISC White Balance Gain for R, GR Register

This register can only be written if WPCFGEN is cleared in ISC_WPMR.

Name: ISC_WB_G_RGR
Offset: 0x68
Reset: 0x00000000
Property: Read/Write

Bit 3130292827262524 
    GRGAIN[12:8] 
Access R/WR/WR/WR/WR/W 
Reset 00000 
Bit 2322212019181716 
 GRGAIN[7:0] 
Access R/WR/WR/WR/WR/WR/WR/WR/W 
Reset 00000000 
Bit 15141312111098 
    RGAIN[12:8] 
Access R/WR/WR/WR/WR/W 
Reset 00000 
Bit 76543210 
 RGAIN[7:0] 
Access R/WR/WR/WR/WR/WR/WR/WR/W 
Reset 00000000 

Bits 28:16 – GRGAIN[12:0] Green Component (Red row) Gain (unsigned 13 bits, 0:4:9)

Bits 12:0 – RGAIN[12:0] Red Component Gain (unsigned 13 bits, 0:4:9)