Jump to main content
Libero IDE v9.x
Search
Home
20
SmartPower
20.2
SmartPower Interface
20.2.3
Analysis Tab
20.2.3.2
Analysis Window
20.2.3.2.4
See Also
Previous
|
Next
1
FlashROM, Analog System Builder, and Flash Memory System Builder
2
Analog System Builder, FlashROM and Flash Memory System Builder
3
ChipEditor
4
Designer Documentation Catalog
5
Libero IDE
6
Design Constraints for Software
7
Innoveda eProduct Designer Interface Guide - UNIX
8
Innoveda eProduct Designer Interface Guide – Windows
9
FlashPro for Software
10
SmartGen Cores Reference
11
HDL Coding Style
12
Libero IDE Documentation Catalog
13
Libero IDE
14
Antifuse Macro Library Guide for Software
15
MultiView Navigator
16
NetlistViewer (non-MVN)
17
IGLOO, ProASIC3, SmartFusion and Fusion Macro Library for Software
18
ProASIC and ProASIC PLUS Macro Library for Software
19
PinEditor (non-MVN)
20
SmartPower
20.1
Starting SmartPower
20.2
SmartPower Interface
20.2.1
Summary Tab
20.2.2
Domains Tab
20.2.3
Analysis Tab
20.2.3.1
Hierarchy of Instances Window
20.2.3.2
Analysis Window
20.2.3.2.1
Power Consumption
20.2.3.2.2
Show
20.2.3.2.3
Breakdown
20.2.3.2.4
See Also
20.2.4
Frequencies Tab
20.2.5
Probabilities Tab
20.2.6
Preferences Toolbar
20.2.7
Modes and Scenarios Toolbar
20.2.8
SmartPower Standard Toolbar and Menu Commands
20.2.9
Power - Settings Summary
20.2.10
Initializing Frequencies and Probabilities
20.2.11
Power Options
20.2.12
Operating Conditions
20.2.13
Custom Operating Modes
20.2.14
Scenarios
20.2.15
Power Reports
20.2.16
Scenario Power Report
20.2.17
Cycle-Accurate Power Reports
20.2.18
Activity and Hazards Reports
20.2.19
Cycle-Accurate Power Analysis
20.2.20
Importing a VCD File
20.2.21
Importing a SAIF File in Designer
20.2.22
Removing a VCD File
20.2.23
Auditing Files
20.3
Calculating Power
20.4
SmartPower Tcl Commands
20.5
Revision History
20
Microchip FPGA Support
20
Microchip Information
21
SmartTime
22
Timer
23
VHDL Vital Simulation
24
Verilog Simulation
25
Technical Support
26
About Microchip
20.2.3.2.4 See Also
Analyze results
Advanced Analysis of I/Os
Rev: A
