10.11.2 Clock Divider Register

Note:

The DOZE[2:0] bits can only be written to when the DOZEN bit is clear. If DOZEN = 1, any writes to DOZE[2:0] are ignored.
This bit is cleared when the ROI bit is set and an interrupt occurs.
The DOZEN bit cannot be set if DOZE[2:0] = 000. If DOZE[2:0] = 000, any attempt by user software to set the DOZEN bit is ignored.
PLLPRE[3:0] may be updated while the PLL is operating, but the VCO may overshoot.

Legend: r = Reserved bit

Name:	CLKDIV
Offset:	0xF86


Bit	15	14	13	12	11	10	9	8
	ROI	DOZE[2:0]			DOZEN	FRCDIV[2:0]
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	1	1	0	0	0	0


Bit	7	6	5	4	3	2	1	0
			Reserved[1:0]		PLLPRE[3:0]
Access			r	r	R/W	R/W	R/W	R/W
Reset			0	0	0	0	0	1

Bit 15 – ROI Recover on Interrupt bit

Value	Description
`1`	Interrupts will clear the DOZEN bit and the processor clock, and the peripheral clock ratio is set to 1:1
`0`	Interrupts have no effect on the DOZEN bit

Bits 14:12 – DOZE[2:0] Processor Clock Reduction Select bits⁽¹⁾

Value	Description
`111`	F_P divided by 128
`110`	F_P divided by 64
`101`	F_P divided by 32
`100`	F_P divided by 16
`011`	F_P divided by 8 (default)
`010`	F_P divided by 4
`001`	F_P divided by 2
`000`	F_P divided by 1

Bit 11 – DOZEN Doze Mode Enable bit^(2,3)

Value	Description
`1`	DOZE[2:0] field specifies the ratio between the peripheral clocks and the processor clocks
`0`	Processor clock and peripheral clock ratio is forced to 1:1

Bits 10:8 – FRCDIV[2:0] Internal Fast RC Oscillator Postscaler bits

Value	Description
`111`	FRC divided by 256
`110`	FRC divided by 64
`101`	FRC divided by 32
`100`	FRC divided by 16
`011`	FRC divided by 8
`010`	FRC divided by 4
`001`	FRC divided by 2
`000`	FRC divided by 1 (default)

Bits 5:4 – Reserved[1:0] Read as ‘`0`’

Bits 3:0 – PLLPRE[3:0] PLL Phase Detector Input Divider Select bits⁽⁴⁾

(also denoted as ‘N1’, PLL prescaler)

Value	Description
`1111`	Reserved
. . .
`1001`	Reserved
`1000`	Input divided by 8
`0111`	Input divided by 7
`0110`	Input divided by 6
`0101`	Input divided by 5
`0100`	Input divided by 4
`0011`	Input divided by 3
`0010`	Input divided by 2
`0001`	Input divided by 1 (power-on default selection)
`0000`	Reserved

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.