LAN8650/1

Description
Conformity
1 Preface
2 Introduction
3 Pin Descriptions and Assignments
4 Global Functional Descriptions
5 Serial Peripheral Interface (SPI)
6 Ethernet MAC
7 Integrated PHY
8 Application Information
9 Operational Characteristics
10 Packaging Information
11 Register Descriptions
- 11.1 Open Alliance 10BASE-T1x MAC-PHY Standard Registers
- 11.2 MAC Registers
- 11.3 PHY PCS Registers
- 11.4 PHY PMA/PMD Registers
- 11.5 PHY Vendor Specific Registers
- 11.6 Miscellaneous Register Descriptions
  - 11.6.1 Queue Transmit Configuration
    Queue Transmit Configuration
  - 11.6.2 Queue Receive Configuration
    Queue Receive Configuration
  - 11.6.3 Pad Control Register
    Pad Control Register
  - 11.6.4 Clock Output Control
    Clock Output Control
  - 11.6.5 Miscellaneous
    Miscellaneous
  - 11.6.6 Device Identification
    Device Identification
  - 11.6.7 Bus Parity Control and Status
    Bus Parity Control and Status
  - 11.6.8 Configuration Protection Control
    Configuration Protection Control
  - 11.6.9 SRAM Error Correction Code Control
    SRAM Error Correction Code Control
  - 11.6.10 SRAM Error Correction Code Status
    SRAM Error Correction Code Status
  - 11.6.11 SRAM Error Correction Code Fault Injection Control
    SRAM Error Correction Code Fault Injection Control
  - 11.6.12 Event Capture 0 Control Register
    Event Capture 0 Control Register
  - 11.6.13 Event Capture 1 Control Register
    Event Capture 1 Control Register
  - 11.6.14 Event Capture 2 Control Register
    Event Capture 2 Control Register
  - 11.6.15 Event Capture 3 Control Register
    Event Capture 3 Control Register
  - 11.6.16 Event Capture Read Status Register
    Event Capture Read Status Register
  - 11.6.17 Event Capture Total Counts Register
    Event Capture Total Counts Register
  - 11.6.18 Event Capture Clock Seconds High Register
    Event Capture Clock Seconds High Register
  - 11.6.19 Event Capture Clock Seconds Low Register
    Event Capture Clock Seconds Low Register
  - 11.6.20 Event Capture Clock Nanoseconds Register
    Event Capture Clock Nanoseconds Register
  - 11.6.21 Event Capture Read Timestamp Register n
    Event Capture Read Timestamp Register n
  - 11.6.22 Phase Adjuster Cycles Register
    Phase Adjuster Cycles Register
  - 11.6.23 Phase Adjuster Control Register
    Phase Adjuster Control Register
  - 11.6.24 Event 0 Start Time Nanoseconds Register
    Event 0 Start Time Nanoseconds Register
  - 11.6.25 Event 0 Start Time Seconds Low Register
    Event 0 Start Time Seconds Low Register
  - 11.6.26 Event 0 Start Time Seconds High Register
    Event 0 Start Time Seconds High Register
  - 11.6.27 Event 0 Pulse Width Register
    Event 0 Pulse Width Register
  - 11.6.28 Event 0 Idle Time Register
    Event 0 Idle Time Register
  - 11.6.29 Event Generator 0 Control Register
    Event Generator 0 Control Register
  - 11.6.30 Event 1 Start Time Nanoseconds Register
    Event 1 Start Time Nanoseconds Register
  - 11.6.31 Event 1 Start Time Seconds Low Register
    Event 1 Start Time Seconds Low Register
  - 11.6.32 Event 1 Start Time Seconds High Register
    Event 1 Start Time Seconds High Register
  - 11.6.33 Event 1 Pulse Width Register
    Event 1 Pulse Width Register
  - 11.6.34 Event 1 Idle Time Register
    Event 1 Idle Time Register
  - 11.6.35 Event Generator 1 Control Register
    Event Generator 1 Control Register
  - 11.6.36 Event 2 Start Time Nanoseconds Register
    Event 2 Start Time Nanoseconds Register
  - 11.6.37 Event 2 Start Time Seconds Low Register
    Event 2 Start Time Seconds Low Register
  - 11.6.38 Event 2 Start Time Seconds High Register
    Event 2 Start Time Seconds High Register
  - 11.6.39 Event 2 Pulse Width Register
    Event 2 Pulse Width Register
  - 11.6.40 Event 2 Idle Time Register
    Event 2 Idle Time Register
  - 11.6.41 Event Generator 2 Control Register
    Event Generator 2 Control Register
  - 11.6.42 Event 3 Start Time Nanoseconds Register
    Event 3 Start Time Nanoseconds Register
  - 11.6.43 Event 3 Start Time Seconds Low Register
    Event 3 Start Time Seconds Low Register
  - 11.6.44 Event 3 Start Time Seconds High Register
    Event 3 Start Time Seconds High Register
  - 11.6.45 Event 3 Pulse Width Register
    Event 3 Pulse Width Register
  - 11.6.46 Event 3 Idle Time Register
    Event 3 Idle Time Register
  - 11.6.47 Event Generator 3 Control Register
    Event Generator 3 Control Register
  - 11.6.48 One Pulse-per-Second Control Register
    One Pulse-per-Second Control Register
  - 11.6.49 Synchronization Event Interrupt Enable Register
    Synchronization Event Interrupt Enable Register
  - 11.6.50 Synchronization Event Interrupt Disable Register
    Synchronization Event Interrupt Disable Register
  - 11.6.51 Synchronization Event Interrupt Mask Status Register
    Synchronization Event Interrupt Mask Status Register
  - 11.6.52 Synchronization Event Status Register
    Synchronization Event Status Register
Data Sheet Revision History
Microchip Information

11.6.12 Event Capture 0 Control Register

Name:	EC0CTRL
Address:	0x0200


Bit	31	30	29	28	27	26	25	24

Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0


Bit	23	22	21	20	19	18	17	16

Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0


Bit	15	14	13	12	11	10	9	8
		MAX[3:0]						EDGE[1]
Access	R/W	R/W	R/W	R/W	R/W	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0


Bit	7	6	5	4	3	2	1	0
	EDGE[0]	SRC[2:0]			CLR		DA	EN
Access	R/W	R/W	R/W	R/W	W1S	R/W	RO	R/W
Reset	0	0	0	0	0	0	0	0

Bits 14:11 – MAX[3:0] Maximum number of captured timestamps

This is the maximum number of time stamps that can be captured by this event capture unit. When this unit is in use, this value must be greater than 0. Once this number is reached, timestamps must be read before any new timestamps will be captured; should another capture be triggered before a timestamp is read, an overflow condition will occur and the newest value will be lost.

DANGER: This value shall not be changed if any of the timestamp units are enabled. Data corruption can occur.

Warning: The sum of all MAX values in all Timestamp control registers must not exceed 16.

Value	Description
0	Only valid when this event capture unit is disabled.
1-F	Maximum number of time stamps allocated to this event capture unit.

Bits 8:7 – EDGE[1:0] Capture Edge Selection

Warning: This value can only be changed when disabled.

Value	Description
00	Capture on rising edge
01	Capture on falling edge
10	Capture on both edges
11	Reserved

Bits 6:4 – SRC[2:0] Capture Signal Source

Warning: This value can only be changed when disabled.

Value	Description
000	Receive pattern match from PHY
001	Transmit pattern match from PHY
010	DIOA0 input
011	DIOA1 input
100	DIOA2 input
101	DIOA3 input
110-111	Reserved

Bit 3 – CLR Clear event capture unit

Writing a 1 to this bit will reset this event capture status and stored timestamps. Control settings will not change.

Value	Description
`0`	No effect
`1`	Reset this event capture unit.

Bit 1 – DA Data Available

Value	Description
0	This capture unit has no timestamps available to be read.
1	This capture unit has timestamps available to be read.

Bit 0 – EN Event Capture Unit Enable

Value	Description
0	This event capture unit is disabled.
1	This event capture unit is enabled.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.