20.2.6.1.5 M3_TRST_N
This signal originates from the System Controller and drives the NTRST (debug reset) input of the Cortex-M3 processor and is used to reset the SWJ-DP sub-block within the Cortex-M3 processor.
This signal originates from the System Controller and drives the NTRST (debug reset) input of the Cortex-M3 processor and is used to reset the SWJ-DP sub-block within the Cortex-M3 processor.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.