20.2.6.1.1 M3_PORESET_M3_CLK_N

This signal resets all logic within the Cortex-M3 processor except the debug logic. M3_PORESET_M3_CLK_N is a synchronized signal of PO_RESET_N on M3_CLK. It asserts asynchronously and negates synchronously to M3_CLK.