3.3.19 Address Register Dependencies

The dsPIC33A architecture supports a data space read (source) and a data space write (destination) for most MCU class instructions. The EA calculation by the AGU and a subsequent data space read or write each take one instruction cycle to complete. This timing causes the data space read and write operations for each instruction to overlap.