9.3.12.2 DMA_INT_REG Bit Definitions

Table 9-104. DMA_INT_REG (0x40043200)
Bit Number	Name	Reset Value	Function
[7:4]	Reserved	N/A
3	CH4_DMA_INTR	0	Channel4 DMA interrupt
2	CH3_DMA_INTR	0	Channel3 DMA interrupt
1	CH2_DMA_INTR	0	Channel2 DMA interrupt
0	CH1_DMA_INTR	0	Channel1 DMA interrupt
[7:4]	Reserved	N/A

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.