3.4.3.4.1.10 RXCRLA – RX CRC
Result Register Low Byte for Data Path A
Name:
RXCRLA
Offset:
0x13D
Reset:
0x00
Bit
7
6
5
4
3
2
1
0
RXCRLA[7:0]
Access
R
R
R
R
R
R
R
R
Reset
0
0
0
0
0
0
0
0
Bits 7:0 – RXCRLA[7:0] RX CRC Result
Register Low Byte for Data Path A
The lower eight bits
of the actual value in the CRC shift register are readable in RXCRLA, such as for
checking the calculated value after reception is complete. Bits 7..4 read as 0x0 in
CRC4 mode.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
