3.4.3.4.1.5 RXCPLA – RX CRC
Polynomial Low Byte for Data Path A
Name:
RXCPLA
Offset:
0x142
Reset:
0x00
Bit
7
6
5
4
3
2
1
0
RXCPLA[6:0]
1
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
Reset
0
0
0
0
0
0
0
1
Bits 7:1 – RXCPLA[6:0] RX CRC Polynomial
Low Byte for Data Path A
This register
defines the lower seven bits of the 15-bit RX CRC polynomial value. Bits 7..4 are
unused for CRC4 polynomials.
Bit 0 – 1
This bit is hard-wired to
‘1’, and, therefore, not configurable.
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
