9.3.10.12 EPx_RX_INTERVAL_REG Bit Definitions

Table 9-93. EPx_RX_INTERVAL_REG
Bit Number	Name	Reset Value	Function
[7:0]	EPx_Rx Polling Interval / NAK Limit (m)	0	Defines the polling interval receive endpointx for interrupt and ISO transfers. For bulk endpoints, this register sets the number of frames/microframes after which the endpoint should timeout on receiving stream of NAK responses. The value defines a number of frames/microframes (high-speed transfers), as given in Table 9-44.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.