11.2.38 CAN Message Memory Base Address Register
Low
Name:
C1FIFOBAL
Offset:
0x60C
Bit
15
14
13
12
11
10
9
8
FIFOBA[15:8]
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Reset
0
0
0
0
0
0
0
0
Bit
7
6
5
4
3
2
1
0
FIFOBA[7:0]
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Reset
0
0
0
0
0
0
0
0
Bits 15:0 – FIFOBA[15:0] Message Memory Base Address bits
Defines the base
address for the transmit event FIFO followed by the message
objects.
DS70005633B
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
