43.8.4 WRITE PROTECTION CONTROL REGISTER
| Symbol | Description | Symbol | Description | Symbol | Description |
|---|---|---|---|---|---|
| R | Readable bit | HC | Cleared by Hardware | (Grey cell) | Unimplemented |
| W | Writable bit | HS | Set by Hardware | X | Bit is unknown at Reset |
| K | Write to clear | S | Software settable bit | — | — |
| Name: | WPCTRL |
| Offset: | 0xe0 |
| Reset: | 0x00000000 |
| Property: | R/W |
| Bit | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | |
| WPKEY[23:16] | |||||||||
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Bit | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
| WPKEY[15:8] | |||||||||
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Bit | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | |
| WPKEY[7:0] | |||||||||
| Access | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |
| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| WPLCK | WPEN | ||||||||
| Access | R/W | R/W | |||||||
| Reset | 0 | 0 |
Bits 31:8 – WPKEY[23:0] Writing a value other than CAM_WPCTRL_KEY to this field cancels the write operation to this register and generates a slave bus error. This field always returns 0 on read.
Writing a value other than 0x43414D to this field cancels the write operation to this register and generates a client bus error. This field always returns 0 on read.
Bit 1 – WPLCK WPCTRL Write Lock Bit
| Value | Description |
|---|---|
| 0x0 | WPCTRL is not write protected. |
| 0x1 | The WPCTRL register is write
protected and any non-debugger writes to this register generates
a client bus error. When set, the debugger is not allowed to clear this bit and the access generates a client bus error. This bit can be cleared only by a hardware reset, the SWRST has no effect. |
| Value | Name | Description |
|---|---|---|
| 1 | WPCTRL register is write protected and any non-debugger writes to this register generates a slave bus error. When set, the debugger is not allowed to clear this bit and the access generates a slave bus error. This bit can be cleared only by a hardware reset, the SWRST has no effect. | |
| 0 | WPCTRL is not write protected. |
Bit 0 – WPEN Write Protection Enable
| Value | Description |
|---|---|
| 0x0 | Register write protection disabled. |
| 0x1 | Register write protection enabled. Non-debugger writes to registers marked with PAC write protection property are canceled and generate a client bus error. |
| Value | Name | Description |
|---|---|---|
| 1 | Register write protection enabled. Non-debugger writes to registers marked with PAC write protection property are canceled and generate a slave bus error. | |
| 0 | Register write protection disabled. |