Introduction
Reference Document
1 Overview
2 CPU and Interconnect
3 Memories
4 System Controller
5 Analog Subsystem
6 Image Subsystem
7 Audio Subsystem
8 Security and Cryptography Subsystem
9 Connectivity Subsystem
- 9.1 Overview
- 9.2 Ethernet MAC (GMAC)
- 9.3 Flexible Serial Communication Controller (FLEXCOM)
- 9.4 Quad Serial Peripheral Interface (QSPI)
- 9.5 Secure Digital MultiMedia Card Controller (SDMMC)
- 9.6 Controller Area Network (MCAN)
- 9.7 I3C Controller (I3CC)
  - 9.7.1 Description
  - 9.7.2 Embedded Characteristics
  - 9.7.3 Block Diagram
  - 9.7.4 Product Dependencies
  - 9.7.5 Functional Description
  - 9.7 Register Summary
    - 9.7.1 I3CC HCI Version Register
      I3CC HCI Version Register
    - 9.7.2 I3CC Controller Control Register
      I3CC Controller Control Register
    - 9.7.3 I3CC Controller Device Address Register
      I3CC Controller Device Address Register
    - 9.7.4 I3CC Controller Capabilities Register
      I3CC Controller Capabilities Register
    - 9.7.5 I3CC Reset Control Register
      I3CC Reset Control Register
    - 9.7.6 I3CC Present State Register
      I3CC Present State Register
    - 9.7.7 I3CC Interrupt Status Register
      I3CC Interrupt Status Register
    - 9.7.8 I3CC Interrupt Status Enable Register
      I3CC Interrupt Status Enable Register
    - 9.7.9 I3CC Interrupt Signal Enable Register
      I3CC Interrupt Signal Enable Register
    - 9.7.10 I3CC Interrupt Force Register
      I3CC Interrupt Force Register
    - 9.7.11 I3CC Device Address Table Section Offset Register
      I3CC Device Address Table Section Offset Register
    - 9.7.12 I3CC Device Characteristics Table Section Offset Register
      I3CC Device Characteristics Table Section Offset Register
    - 9.7.13 I3CC Ring Headers Section Offset Register
      I3CC Ring Headers Section Offset Register
    - 9.7.14 I3CC PIO Section Offset Register
      I3CC PIO Section Offset Register
    - 9.7.15 I3CC Extended Capabilities Section Offset Register
      I3CC Extended Capabilities Section Offset Register
    - 9.7.16 I3CC IBI Notify Control Register
      I3CC IBI Notify Control Register
    - 9.7.17 I3CC Device Context Base Address Low Register
      I3CC Device Context Base Address Low Register
    - 9.7.18 I3CC Device Context Base Address High Register
      I3CC Device Context Base Address High Register
    - 9.7.19 I3CC Command Queue Port Register
      I3CC Command Queue Port Register
    - 9.7.20 I3CC Response Queue Port Register
      I3CC Response Queue Port Register
    - 9.7.21 I3CC Transfer Data Port Register
      I3CC Transfer Data Port Register
    - 9.7.22 I3CC IBI Port Register
      I3CC IBI Port Register
    - 9.7.23 I3CC Queue Threshold Control Register
      I3CC Queue Threshold Control Register
    - 9.7.24 I3CC Transfer Data Buffer Threshold Control Register
      I3CC Transfer Data Buffer Threshold Control Register
    - 9.7.25 I3CC Queue Size Register
      I3CC Queue Size Register
    - 9.7.26 I3CC PIO Interrupt Status Register
      I3CC PIO Interrupt Status Register
    - 9.7.27 I3CC PIO Interrupt Status Enable Register
      I3CC PIO Interrupt Status Enable Register
    - 9.7.28 I3CC PIO Interrupt Signal Enable Register
      I3CC PIO Interrupt Signal Enable Register
    - 9.7.29 I3CC PIO Interrupt Force Register
      I3CC PIO Interrupt Force Register
    - 9.7.30 I3CC Hardware Identification Header Register
      I3CC Hardware Identification Header Register
    - 9.7.31 I3CC Component Manufacturer Register
      I3CC Component Manufacturer Register
    - 9.7.32 I3CC Component Version Register
      I3CC Component Version Register
    - 9.7.33 I3CC Component Type Register
      I3CC Component Type Register
    - 9.7.34 I3CC Bus Timing Header Register
      I3CC Bus Timing Header Register
    - 9.7.35 I3CC SCL I3C Open-Drain Timing Register
      I3CC SCL I3C Open-Drain Timing Register
    - 9.7.36 I3CC SCL I3C Push-Pull Timing Register
      I3CC SCL I3C Push-Pull Timing Register
    - 9.7.37 I3CC SCL I2C Fast Mode Timing Register
      I3CC SCL I2C Fast Mode Timing Register
    - 9.7.38 I3CC SCL I2C Fast Mode Plus Timing Register
      I3CC SCL I2C Fast Mode Plus Timing Register
    - 9.7.39 I3CC SCL I2C Standard Speed Timing Register
      I3CC SCL I2C Standard Speed Timing Register
    - 9.7.40 I3CC SCL Extended Low Count Timing Register
      I3CC SCL Extended Low Count Timing Register
    - 9.7.41 I3CC SCL Termination Bit Low count Timing Register
      I3CC SCL Termination Bit Low count Timing Register
    - 9.7.42 I3CC SDA Hold and Mode Switch Delay Timing Register
      I3CC SDA Hold and Mode Switch Delay Timing Register
    - 9.7.43 I3CC Bus Free Timing Register
      I3CC Bus Free Timing Register
    - 9.7.44 I3CC SCL Low Master Extended Timeout Register
      I3CC SCL Low Master Extended Timeout Register
    - 9.7.45 I3CC Debug Specific Header Register
      I3CC Debug Specific Header Register
    - 9.7.46 I3CC Queue Status Level Register
      I3CC Queue Status Level Register
    - 9.7.47 I3CC Data Buffer Status Level Register
      I3CC Data Buffer Status Level Register
    - 9.7.48 I3CC Present State Debug Register
      I3CC Present State Debug Register
    - 9.7.49 I3CC Controller Extended Header Register
      I3CC Controller Extended Header Register
    - 9.7.50 I3CC Controller Configuration Register
      I3CC Controller Configuration Register
- 9.8 Pulse Width Modulation Controller (PWM)
- 9.9 Timer Counter (TC)
10 USB Subsystem
11 Electrical and Mechanical Characteristics
12 Glossary
13 Revision History
Microchip Information

9.7.27 I3CC PIO Interrupt Status Enable Register

Name:	I3CC_PIO_INTR_STATUS_ENABLE
Offset:	0x0E4
Reset:	0x00000000
Property:	Read/Write


Bit	31	30	29	28	27	26	25	24

Access
Reset


Bit	23	22	21	20	19	18	17	16

Access
Reset


Bit	15	14	13	12	11	10	9	8
							TRANSFER_ERR_STAT_EN
Access							R/W
Reset							0


Bit	7	6	5	4	3	2	1	0
			TRANSFER_ABORT_STAT_EN	RESP_READY_STAT_EN	CMD_QUEUE_READY_STAT_EN	IBI_STATUS_THLD_STAT_EN	RX_THLD_STAT_EN	TX_THLD_STAT_EN
Access			R/W	R/W	R/W	R/W	R/W	R/W
Reset			0	0	0	0	0	0

Bit 9 – TRANSFER_ERR_STAT_EN Transfer Error Status Enable

Value	Description
0	Disables interrupt status logging for TRANSFER_ERR_STAT.
1	Enables interrupt status logging for TRANSFER_ERR_STAT.

Bit 5 – TRANSFER_ABORT_STAT_EN Transfer Abort Status Enable

Value	Description
0	Disables interrupt status logging for TRANSFER_ABORT_STAT.
1	Enables interrupt status logging for TRANSFER_ABORT_STAT.

Bit 4 – RESP_READY_STAT_EN Response Ready Status Enable

Value	Description
0	Disables interrupt status logging for RESP_READY_STAT.
1	Enables interrupt status logging for RESP_READY_STAT.

Bit 3 – CMD_QUEUE_READY_STAT_EN Command Queue Ready Status Enable

Value	Description
0	Disables interrupt status logging for CMD_QUEUE_READY_STAT.
1	Enables interrupt status logging for CMD_QUEUE_READY_STAT.

Bit 2 – IBI_STATUS_THLD_STAT_EN IBI Status Threshold Status Enable

Value	Description
0	Disables interrupt status logging for IBI_STATUS_THLD_STAT.
1	Enables interrupt status logging for IBI_STATUS_THLD_STAT.

Bit 1 – RX_THLD_STAT_EN Receive Data Buffer Threshold Status Enable

Value	Description
0	Disables interrupt status logging for RX_THLD_STAT.
1	Enables interrupt status logging for RX_THLD_STAT.

Bit 0 – TX_THLD_STAT_EN Transmit Data Buffer Threshold Status Enable

Value	Description
0	Disables interrupt status logging for TX_THLD_STAT.
1	Enables interrupt status logging for TX_THLD_STAT.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.