The following configuration values are valid for all listed bit names of this register:
0: No effect.
1: Disables the corresponding interrupt.
Name:
LCDC_BASEIDR
Offset:
0x00000064
Reset:
–
Property:
Write-only
Bit
31
30
29
28
27
26
25
24
Access
Reset
Bit
23
22
21
20
19
18
17
16
Access
Reset
Bit
15
14
13
12
11
10
9
8
Access
Reset
Bit
7
6
5
4
3
2
1
0
OVF
ERROR
END
Access
W
W
W
Reset
–
–
–
Bit 2 – OVF Overflow Interrupt Disable
Bit 1 – ERROR Transfer Error Interrupt Disable
Bit 0 – END End of Frame DMA Transfer Interrupt Disable
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.