5.4.12 Interrupt Mask 1 Register - Rev D

This register is only valid for devices of Revision D0 and later.

Important: When writing to this register, use a read-modify-write operation to avoid accidental modifications to RESERVED fields. Failure to use a read-modify-write operation may result in adverse operation and unexpected results.

Name:	IMSK1 - Rev D
Address:	0x001C


Bit	15	14	13	12	11	10	9	8
	SLPFAILM	TDDM	LNKSTSC	SQIM	PSTCM	TXCOLM	TXJABM	TSSIM
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1


Bit	7	6	5	4	3	2	1	0
	EMPCYCM		HDDDM	PLCADIAGM	UNCRSM	PLCASYMM	ESDERRM	DEC5BM
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1

Bit 15 – SLPFAILM Sleep Fail Interrupt Mask

When clear, this bit will enable assertion of the IRQ_N pin when the Sleep Fail (SLPFAIL) status bit is set.

Value	Description
`0`	Sleep Fail interrupt enabled
`1`	Sleep Fail interrupt disabled

Bit 14 – TDDM Topology Discovery Done Interrupt Mask

When clear, this bit will enable assertion of the IRQ_N pin when the Topology Discovery Done (TDD) status bit is set.

Value	Description
`0`	Topology Discovery Done interrupt enabled
`1`	Topology Discovery Done interrupt disabled

Bit 13 – LNKSTSC Link Status Changed Interrupt Mask

When clear, this bit will enable assertion of the IRQ_N pin when the Link Status Changes (LNKSTSC) status bit is set.

Value	Description
`0`	Link Status Changed interrupt enabled
`1`	Link Status Changed interrupt disabled

Bit 12 – SQIM Signal Quality Indication Interrupt Mask

When clear, this bit will enable assertion of the IRQ_N pin when the Signal Quality Indication (SQI) status bit is set.

Value	Description
`0`	SQI status interrupt enabled.
`1`	SQI status interrupt disabled.

Bit 11 – PSTCM PLCA Status Changed Interrupt Mask

When clear, this bit will enable assertion of the IRQ_N pin when the PLCA Status Changed (PSTC) status bit is set.

Value	Description
`0`	PLCA status change interrupt enabled.
`1`	PLCA status change interrupt disabled.

Bit 10 – TXCOLM Transmit Collision Interrupt Mask

When clear, this bit will enable assertion of the IRQ_N pin when the Transmit Collision (TXCOL) status bit is set.

Value	Description
`0`	Transmit collision interrupt enabled
`1`	Transmit collision interrupt disabled

Bit 9 – TXJABM Transmit Jabber Interrupt Mask

When clear, this bit will enable assertion of the IRQ_N pin when the Transmit Jabber (TXJAB) status bit is set.

Value	Description
`0`	Transmit jabber interrupt enabled
`1`	Transmit jabber interrupt disabled

Bit 8 – TSSIM Time Synchronization Service Interface Interrupt Mask

When clear, this bit will enable assertion of the IRQ_N pin when the Time Synchronization Service Interface (TSSI) status bit is set.

Value	Description
`0`	TSSI interrupt enabled
`1`	TSSI interrupt disabled

Bit 7 – EMPCYCM PLCA Empty Cycle Interrupt Mask

When clear, this bit will enable assertion of the IRQ_N pin when the PLCA Empty Cycle (EMPCYC) status bit is set.

Value	Description
`0`	PLCA empty cycle interrupt enabled
`1`	PLCA empty cycle interrupt disabled

Bit 5 – HDDDM Harness Defect Detection Done Interrupt Mask

When clear, this bit will enable assertion of the IRQ_N pin when the Harness Defect Detection Done (HDDD) status bit is set.

Value	Description
`0`	Harness Defect Detection Done interrupt enabled
`1`	Harness Defect Detection Done interrupt disabled

Bit 4 – PLCADIAGM PLCA Diagnostics Interrupt Mask

When clear, this bit will enable assertion of the IRQ_N pin when the PLCA Diagnostics (PLCADIAG) status bit is set.

Value	Description
`0`	PLCA Diagnostics interrupt enabled
`1`	PLCA Diagnostics interrupt disabled

Bit 3 – UNCRSM Unexpected Carrier Sense Interrupt Mask

When clear, this bit will enable assertion of the IRQ_N pin when the Unexpected Carrier Sense (UNCRS) status bit is set.

Value	Description
`0`	Unexpected carrier sense interrupt enabled
`1`	Unexpected carrier sense interrupt disabled

Bit 2 – PLCASYMM PLCA Symbols Detected Interrupt Mask

When clear, this bit will enable assertion of the IRQ_N pin when the PLCA Symbols Detected (PLCASYM) status bit is set.

Value	Description
`0`	PLCA BEACON symbols detected interrupt enabled
`1`	PLCA BEACON symbols detected interrupt disabled

Bit 1 – ESDERRM End-of-Stream Delimiter Error Interrupt Mask

When clear, this bit will enable assertion of the IRQ_N pin when the End-of-Stream Delimiter Error (ESDERR) status bit is set.

Value	Description
`0`	ESD error interrupt enabled
`1`	ESD error interrupt disabled

Bit 0 – DEC5BM 5B Decode Error Interrupt Mask

When clear, this bit will enable assertion of the IRQ_N pin when the 5B Decoder Error (DEC5B) status is set.

Value	Description
`0`	5B decode error interrupt enabled
`1`	5B decode error interrupt disabled

LAN8670/1