Note: This register cannot be modified while PGxSTAT.UPDATE =
1.
Name:
APGxPHASE
Offset:
0x147C, 0x14F0, 0x1564,
0x15D8
Bit
31
30
29
28
27
26
25
24
Access
Reset
Bit
23
22
21
20
19
18
17
16
PHASE[19:16]
Access
R/W
R/W
R/W
R/W
Reset
0
0
0
0
Bit
15
14
13
12
11
10
9
8
PHASE[15:8]
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Reset
0
0
0
0
0
0
0
0
Bit
7
6
5
4
3
2
1
0
PHASE[7:4]
Access
R/W
R/W
R/W
R/W
Reset
0
0
0
0
Bits 19:16 – PHASE[19:16]
Bits 15:8 – PHASE[15:8]
Bits 7:4 – PHASE[7:4] PWM Generator x Phase Register
bits
The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.
