13.33.51 use_source_file

Defines a module for your project.

use_source_file
-file value
-module value

Arguments

-file value

Specifies the Verilog or VHDL file. Value is the name of the file you wish use (including the full pathname).

-module value

Specifies the module in which you want to use the file.