21.5.42 PLL Delay Line Select Control Register

Table 21-50. PLL_DELAY_LINE_SEL_CR
Bit Number	Name	Description
[31:4]	Reserved
3:2	PLL_FB_DEL_SEL	Must be programmed to a specific value by Libero SoC and never be modified after that.
1:0	PLL_REF_DEL_SEL	Must be programmed to a specific value by Libero SoC and never be modified after that.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.