21.5.10 Cache Flush Index Control Register

Table 21-14. CC_FLUSH_INDX_CR
Bit Number	Name	Reset Value	Description
[31:6]	Reserved	0
[5:0]	CC_FLUSH_INDEX	0	Cache memory index to be flushed or invalidated is stored in this register. For 8 KB and four-way associative memory, INDEX_WIDTH will be 6 bits.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.