21.5.94 Fabric Protected Size Register

Table 21-102. FAB_PROT_SIZE
Bit Number	Name	Reset Value	Description
[31:6]	Reserved	0
[5:0]	SW_PROTREGIONSIZE	11110	The size of the memory region inaccessible to the FPGA fabric master is determined by the value of this bus. The region sizes are listed in Table 21-103.

The online versions of the documents are provided as a courtesy. Verify all content and data in the device’s PDF documentation found on the device product page.